Skip to content
View sjo99-kr's full-sized avatar

Block or report sjo99-kr

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. systolic_array_processor systolic_array_processor Public

    systolic_array_processor for CNN, DNN, GEMM (16x16 PE array)

    Verilog 1

  2. DMA-Simulator DMA-Simulator Public

    C++

  3. Preprocessing_Accelerator Preprocessing_Accelerator Public

    Preprocessing_Accelerator for Frequency domain CNN model

    Verilog

  4. Quantized_Inference_processor Quantized_Inference_processor Public

    Quantized Inference Processor

    Verilog

  5. tutorial_for_Zynq_SoC tutorial_for_Zynq_SoC Public

    Verilog

  6. RV32I_Pipeline RV32I_Pipeline Public

    RV32I_Pipeline RTL DESIGN

    Verilog